Abstract-With conventional voltage source gate drives (VSG), the switching speed of SiC MOSFETs is difficult to increase due to large internal gate resistance, high Miller voltage, and limited gate voltage rating. This paper analyzes the requirement of current source gate drive (CSG) for SiC MOSFETs and proposes a CSG that can improve the switching speed and reduce switching loss. With the introduction of bi-directional switches, the influence of the large internal gate resistance of the SiC MOSFET can be mitigated, and sufficient gate current can be guaranteed throughout the switching transient. Therefore, the switching time and loss is reduced. The CSG can be controlled to be a VSG during steady state so the current of the gate drive is discontinuous and the stored energy of the inductor can be returned to the power supply to reduce gate drive loss. Double pulse tests are conducted for a SiC MOSFET with both conventional VSG and the proposed CSG. Testing results show that the switching loss of the proposed CSG is less than one third of the conventional VSG at full load condition.
I. INTRODUCTION
Silicon carbide (SiC) MOSFETs have shown superior characteristics such as lower conduction loss, higher switching speed, higher maximum junction temperature, and lower specific capacitance compared to Si IGBTs. However, it is still difficult to apply SiC MOSFETs to hard switching converters with switching frequency of hundreds of kHz to achieve high efficiency (e.g., >99%). Researchers have found that SiC MOSFETs have lower switching speed compared to Si CoolMOS [1] [2] [3] . This is mainly because of the lower transconductance of the SiC MOSFETs as shown in Fig. 1 . With conventional voltage source gate drive (VSG), the Miller voltage is higher for SiC MOSFETs, leading to lower gate current charging Miller capacitance. As a result, voltage fall time is longer and the switching loss increases. Due to relatively low maximum gate voltage and large internal gate resistance of SiC MOSFETs, it is difficult to increase the gate current by further increasing the supply voltage of the gate drive or reducing the external gate resistance. As a result, there is limited room to improve switching loss based on the conventional VSG. Compared to the VSG, the current source gate drive (CSG) can be a candidate to improve the switching performance of SiC MOSFETs. Fig. 2 illustrates the gate current of a VSG and CSG during turn-on and turn-off. With the same gate charge, CSG can provide constant current during switching transients and hence overcome the problem of higher Miller voltage to reduce switching time.
Several CSGs have been proposed for Si MOSFETs, Si IGBTs, and SiC MOSFETs. In [4] [5] [6] [7] , CSGs with inductors are Compared to Si MOSFETs and Si IGBTs, the internal gate resistance of the commercial available discrete SiC MOSFETs is much higher, which is normally from 4 to 10 Ω. It is therefore a large voltage drop occurs across the internal gate resistance when the CSG provides constant gate current. In order to keep the constant current to charge the gate until the end of the Miller plateau, the external gate voltage is likely to be higher than the supply voltage of the gate drive. Unfortunately, conventional CSGs do not have this capability and will lose current control when the external gate voltage reaches supply voltage. Therefore, it is desired to design a dedicated CSG for SiC MOSFETs which can keep constant gate current during the whole switching process regardless of the large internal gate resistance.
This paper proposes a CSG that can reduce the switching loss of SiC MOSFETs. The influence of the large internal gate resistance of SiC MOSFETs is overcome, and sufficient gate current can be provided throughout the switching transient of the SiC MOSFET.
II. PROPOSED CURRENT SOURCE GATE DRIVE

A. Limitations of Existing CSGs
Due to the large internal gate resistance of SiC MOSFETs, the existing CSG topologies for Si MOSFETs and IGBTs cannot guarantee constant gate current during voltage fall time. When the gate current flows, large voltage drop occurs across the internal gate resistance. As a result, to keep the current constant, the external gate voltage vgs(ext) is likely to be higher than the gate drive supply voltage Vcc, and the existing CSGs will lose current control when vgs(ext) reaches Vcc.
For example, a typical CSG topology in [4] is used to simulate for a SiC MOSFET with 10 Ω internal gate resistance and the result is shown in Fig. 3 Fig. 4 shows the proposed current source gate drive. One P-channel MOSFET S1, one N-channel MOSFET S4, two bidirectional switches S2 & S3 and one inductor L are included. Rg(ext) is the external gate resistance which can be tuned while Rg(int) is the internal gate resistance which is inside the MOSFET.
B. Topology and Operation Principle of Proposed CSG
During one typical switching period, there are eight modes, and the key waveforms are illustrated in Fig. 5 , which includes the gate signal of four switches S1-S4, the inductor current iL, the gate current ig, the external and real gate-source voltage vgs(ext) and vgs, the drain-source voltage vds and drain current id. The modes during the turn-on transient are briefly explained as follows.
1) Mode 1 [t0, t1]: Pre-charging stage. Before t0, only S2 is on, and the SiC MOSFET is in off state. At t0, the P-channel MOSFET S1 is turned-on so the inductor is charged by Vcc, and the inductor current iL increases linearly. This mode aims to build the current required for charging the gate, and the current at t1 is
Therefore, the initial gate current can be tuned by changing t1 and selecting a proper inductance for L.
2) Mode 2 [t1, t2]: Gate charging stage. At t1, the bidirectional switch S2 is turned-off so the inductor current flows through the gate resistance and charges the gate capacitance Cgs of the SiC MOSFET. L, Rg(ext), Rg(int) and Cgs form an LCR resonant network. During the short time interval of this mode, the gate can be regarded as charged by a current source. The switching transient of the SiC MOSFET completes within this mode so the switching time, especially the voltage fall time, is reduced compared to a conventional VSG.
Note that due to the internal gate resistance, the external gate voltage vgs(ext) is always higher than the real gate voltage vgs. In order to keep the current source during this mode, the bi-directional switch S3 should be in off state so that vgs(ext) can be higher than Vcc. If a simple N-channel MOSFET is adopted for S3, the body diode of S3 conducts when vgs(ext) approaches to Vcc and vgs(ext) is clamped. In such case, the gate drive automatically changes to be voltage source type, and the gate current decreases rapidly. Therefore, a bi-directional switch is necessary for keeping current source. The relationship between external and real gate voltage is
Free-wheeling stage. At t2, the bidirectional switch S3 is turned-on and vgs(ext) is pulled down to be Vcc. Then the gate drive turns to be a conventional voltage source, and ig reduces until the real gate voltage reaches Vcc. In this mode, iL free-wheels through S1 and S3 and keeps constant. Since iL in this mode contributes to nothing but loss, the time interval should be controlled to be as short as possible.
4) Mode 4 [t3, t4]: Discharging stage. At t3, the P-channel MOSFET S1 is turned-off and iL flows through S3 and the body diode of S4. The inductor is discharged by Vcc and iL decreases linearly to zero, which means that the stored energy in L returns to the power supply of the gate drive without being wasted.
From t4, the turn-off transition starts, and the operation principle is similar to the turn-on transition. 
C. Control Logic Realization
To get the required gate current with flexibility and accuracy, some control logic signals should be generated. Fig.  6 illustrates the implementation of the logic signals to control the proposed CSG. The three delay units can be simply realized with RC filters and the delay time can be easily changed by tuning the RC value. Six logic elements are required, including two AND gates, two inverter gates, one NAND gate and one NOR gate. Therefore, only four logic chips are added to the proposed CSG, which does not increase the size and cost of CSG much. Following the logic output, level shift circuits can be adopted to drive the switches S1-S4. Fig. 7 plots the waveforms of logic signals. 
D. Benefits and Challenges of Proposed CSG
Benefits: 1) The current source keeps the gate current at relatively high level during the switching transient. It shortens the long voltage fall/ rise time caused by the small transconductance and high Miller voltage of the SiC MOSFET with conventional VSG. As a result, the switching loss is reduced.
2) The utilization of bi-directional switches enables constant current source during the whole switching transient and is suitable for the SiC MOSFET with large internal gate resistance.
3) The gate current can be tuned by changing the precharging duration. So it can provide the potential for more flexible and intelligent control strategy like di/dt and dv/dt control to better utilize and protect the SiC MOSFET.
4) The control of the switches turns the gate drive from current source to voltage source after the switching transient ends. The inductor and gate current are zero in the steady state to eliminate circulating current and extra loss.
5) The stored energy in the inductor can transfer back to the source of the gate drive after the switching transient, with no penalty of extra gate drive loss.
Challenges: 1) With the increased dv/dt, the over-voltage of the MOSFET during the switching transient increases. In addition, higher dv/dt can lead to higher noise and deteriorate the EMC performance. Therefore, the trade-off between switching speed, device reliability and noise should be balanced for real applications.
2) The introduction of the bi-directional switches disables the automatic change from CSG to VSG after the switching transient. Thus, it requires accurate time control to turn it to be VSG so that the gate is not over-charged/ discharged at different DC bus voltage and load conditions.
III. LOSS ANALYSIS
A. Switching Loss
Generally, the current-voltage overlap loss is the dominant loss during the hard switching transient. During the turn-on process, it can be written as 
Based on the above analysis, the turn-on time of a typical 1.2 kV, 30 A SiC MOSFET with 10 Ω internal gate resistance and 5 S average transconductance is plotted in Fig. 8 . With the same initial gate current, it is observed that the voltage fall time with the proposed CSG decreases significantly compared to the conventional VSG. The total overlap time can be reduced by half, leading to significant switching loss reduction. 
B. Gate Drive Loss
For the conventional VSG, the gate drive loss is
where Qg is the gate charge and fs is the switching frequency.
Since the gate current is discontinuous in one switching period and the switches S1-S4 and inductor L in the CSG have low parasitics, the conduction loss, switching loss and core loss of the switches and inductor are negligible. Therefore, the gate drive loss of the proposed CSG is derived as
With the same SiC MOSFET as in Fig. 8 , the relationship between gate drive loss and external gate resistance Rg(ext) is plotted in Fig. 9 when the switching frequency is 50 kHz. Due to the large internal gate resistance, the proposed CSG shows higher gate drive loss than the conventional VSG. However, because of the superior intrinsic gate charge characteristic of SiC MOSFETs, the gate drive loss is much lower than the switching loss. So the higher gate drive loss of the proposed CSG does not impact the overall loss reduction. 
IV. TESTING RESULTS
The SiC MOSFET C3M0075120K (1.2 kV, 30 A) from Wolfspeed is selected to test the proposed CSG. A conventional VSG is also tested with the same SiC MOSFET for comparison. The internal gate resistance of the MOSFET is 10.5 Ω. To make fair comparison, the power supply of both gate drives is +15/-4 V. The external gate resistance of the conventional VSG is 0 Ω and the gate current of the proposed CSG is set to be 1.4 A so that both gate drives have similar initial gate current. Fig. 10 demonstrates the prototype of the proposed CSG. It can be observed that the inductor is small and does not impact the size of the gate drive. A double pulse test (DPT) is implemented to evaluate the switching performance of both gate drives. Fig. 11 shows the established testing platform. Fig. 13 illustrate the tested switching waveforms of the instantaneous power, drain current and drain-source voltage of both gate drives at 500 V bus voltage and 30 A load current condition. Clearly, the switching time decreases with the proposed CSG during turn-on transient and voltage fall time reduces significantly. From the shaded area of the instantaneous power, the turn-on loss has great improvement. The penalty is that because of the higher dv/dt, the over-voltage of the upper MOSFET increases from 606 V to 875 V. The turn-off loss and time also decreases with the proposed CSG but the over-voltage of the lower MOSFET does not increase. This is mainly because the displacement current during turn-off cannot exceed the load current. Thus, the voltage rise time is limited by the load current rather than the gate drive capability, which prevent the drain-source voltage from increasing. The gate voltage and current waveform at 500 V bus voltage and 30 A load current condition with the proposed CSG is shown in Fig. 14 . Due to the large internal gate resistance, the real gate voltage is not able to be directly monitored. With the measured external gate voltage vgs(ext) and the gate current ig, the real gate voltage can be back calculated by (1) and drawn in blue dashed line. The inductor current iL is also plotted for reference. It is observed that although the external gate voltage exceeds the maximum gate voltage of the MOSFET (+19/-8 V), the real gate voltage is beneath the limitation. However, the margin of gate voltage is very small due to the parasitic ringing. How to avoid the gate over-voltage, accurately control the gate drive to turn to voltage source and protect the MOSFET can be an issue and requires more attention for the design of current source gate drive. The switching loss with the proposed CSG at full load is 148 μJ, which is less than one third of the loss with the conventional VSG. Note that due to the large internal gate resistance of the tested SiC MOSFET, there is almost no room to improve the switching loss with the conventional VSG. But the switching loss with the proposed CSG can be further reduced by tuning the gate current as long as the over-voltage is within an acceptable range. From Fig. 16 , the turn-on voltage fall time with the proposed CSG is independent of the load current and is less than one third of the voltage fall time with the conventional VSG, which matches well with the analysis above. 
V. CONCLUSIONS
This paper presents a current source gate drive (CSG) that can improve the switching loss for SiC MOSFETs. Compared to existing CSGs in other literature, the proposed CSG can achieve constant gate current during the whole switching transient regardless of the influence by the large internal gate resistance in the SiC MOSFET. The CSG can be controlled to shift to VSG mode when the switching transient is completed to avoid the increase of gate drive loss. A comparison is experimentally conducted between the conventional VSG and proposed CSG with double pulse test. The result shows that the switching loss of the proposed CSG is one third of the conventional VSG at full load. One issue with the proposed CSG is the time for current source to change to voltage source needs to be manually controlled according to the characteristic of the SiC MOSFET. Future work involves investigation of the adaptive control to apply the CSG for any SiC MOSFET. 
